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Abstract 
u 
An existing application at A TBT involves the_ design of an IC using 
CMOS devices. In addition, the. application requires that the inputs to this IC 
be ECL(Emitt.er-Coupled-Logic) compatible. It is well known that interfacing 
between CMOS and EGL is .a tedious task. 
This paper descibes a system that meets the interface requirements as well 
as other necessary specifications involving stability, power supply rejection and . 
buffering. A description of the system is presented as well as the simulated 
re,sults. The system is found to exhibit propagation delays as small as 1.2ns, 
and rise and fall times as low as 0.2ns which is expected for EGL compatible 
,., circuits. The sxstem performance is guaranteed over a power supply range of 
5.2 ± 5% and a temperature range of O to 75 ° C. 
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Chapter 1 
INTRODUCTION 
. ,I_ 
Gen·erally a digital system is constructed using only a single logic family, 
such as CMOS, EGL, TTL, or NMOS. However, sometimes this· is impossible 
or not advantageous. Sometimes the desired components such as gates, 
registers, memories, and microprocessors are not available in a single logic 
family. Also, it may be only the "front-end" logic that requires the high speed 
of EGL ; for the slower logic the lower power TTL, or even CMOS, may be 
adequate. Then it becomes necessary to interconnect components from different 
logic families. Accompl~i~g this · requires that the input characteristics of the 
interface be similar ,to those of the driving gate, while the output characteristics 
of the interface match the input characteristics of the receiver gate. Then it 
will appear as if the driving gate is driving a gate of the same logic family as 
' the driver, and the reciever gate is being driven from a gate of the same logic 
family as the receiver. 
In the past; most of the interfacing circuits that exist were between the 
TTL and CMOS logic families. · This is· because the input/output levels of 
CMOS and TTL gates are compatible with each other. However, we are faced 
with a problem when an application requires the high speed of EGL gates and 
the low power consumption of CMOS gates 
rv. 
typical EGL gate is not compatible with 
because the input/output levels of a 
CMOS levels. This mandates the 
modification of our application slightly by using TTL gates to obtain the high 
speed requirements. 
Internally, there are a few EGL to CMOS interfacing circuit available, but 
their performance characteristics are not what you would normally expect from 
2 
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EGL copipatible circuitry. However, at the present this problem is slowly being 
resolved due to the newest development in the Bi CMOS technology. Although, 
the BiCMOS technology costs about 10% more to manufacture, it has a definite 
advantage over the now used CMOS. technology in that it is EGL compatible. 
Thus, by using this technology a suitable EGL to CMOS interface is obtainable. 
At present(1987) CMOS is still the most widely used form of digital JC , 
especially in the area of LSI and VLSI. Hence, in this paper, we will prirnarly 
be concerned with interfacing between the EGL· and the CMOS logic family con-
structed in the CMOS process. 
The components of the system that illustrates the interfacing between the 
two logic families are shown in Figure 1. . The interfacing between each com-
ponent is as fallows: 
First,""the start-up circuit interfaces with the internally generated reference 
bias network to insure that the reference circuit starts up and operates in its 
proper bias state. An additional requirement is that the circuitry added to do 
this must not interfere with the normal operation of the reference once the cir-
cut has reached the desired operating point. Furthermore, this circuit serves as 
a biasing network to the current sources used in the,. pp-amp circuit shown in 
Figure 11. 
Next, the interfacing of the reference voltage is shown in block 2. The 
reference voltage is provided by an internal temperature .and voltage-
compensated bias driver. The bias driver is capable of generating any de volt-
age level within a given range. However, our application requires that the bias 
driver sets the reference voltage, V ,, at the midpoint of the ECL input logic 
re1 
swing logic swing relatively independent of the temperature · lustrated in 
3 
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Figure 2. This is done to minimize the switching time skews that would nor-
mally accur if the reference !)were not centered. With the VDD supply set at 
-5.2V, the reference voltage turns out to be approximately -1.SV at room tem-
perature when referenced from VDD' This is an additional requirement of the 
reference voltage namely to insure that this voltage is EGL compatible. The 
use of a negative supply for VDD with Vss at ground potential reduces the ef-
fects of noise voltages which may be coupled in to the power supply connec- t 
tions. 
The third component used in· , interfacing EGL and CMOS levels is the 
• 
unity-gain op-amp employed as a· voltage follower. The op-amp serves as a 
buffer between the reference and the voltage comparator circuit. The buffering 
of the reference is needed to reduce the impedance mismatch problem between 
the reference circuit .· output and the comparator input, and to insure optimum 
drive to the comparator circuit. In addition, the op-amp is used also to en-
hance the reference current. 
The comparator makes up the last block of the EGL-To-CMOS interface. 
The inputs are two EGL voltages V. and V ,r V ,1 is internally generated and 
· 1n r~ r~ 
----. 
the other EGL input Vin is externally applied "vith a switching voltage range of 
0. 8 V. The comparator converts a single-ended EGL input signal to CMOS out-
put· levels. The desired level-shifting and amplifying take place in two different 
stages to insure optimum drive to a CMOS load. 
Since the comparator output voltages are intended for CMOS inputs, the 
recieving logic gate is a CMOS inverter. The inverter is designed in such a 
way to insure optimum drive to a standard CMOS load with a fan-out of three. 
The content of this paper will be discussed as follows: First, a brief in-
4 
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troduction to the overall system is discussed, followed in Chapter 2 with _an in-
troduction to several reference circuts examined for possible consideration as the 
stable reference voltage within the ECL-To-CMOS translator. Chapter ~ deal 
with the actual CMOS voltage reference circuit chosen for the system applica~ 
tion. In addition, the petformance characteristics of the circuit examined under 
worst case is presented. Chapter 4 discusses several discrete components of the 
system which include the design and analysis of the following circuits; a start-up 
circuit, a unity-gain CMOS op-amp, a voltage comparator and the CMOS gain-
stage output load. This is followed in Chapter 5 with performance characteris-
tics of the overall system simulated under all possible conditions which included 
J 
process, temperature and power supply variations. Also, the sensitivity of each 
parameter to the final output node is discussed. Finally, a summary and con-
clusion of the system is presented 
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Chapter 2 
INTRODUCTION TO REFERENCED-
CIRCUITS 
2.1 Introduction 
During the last few years, there has been an increasing trend to realize 
analog and digital circuits on the same chip. Bipolar technologies are more ap-
propriate to implement analog functions, but CMOS technologies are more inter-
esting if large digital parts have to be realized. The implementation of analog 
and digital circuits on the same chip would require some type of reference volt-
age which determines the full-scale analog input or output level. 
Voltage references are a key element· of analog and digital circuits. In the 
past, several CMOS compatible voltage reference [14, 10, 11, 13, 15] have al-
ready been proposed but none of them achieves the presicion of purely bipolar 
bandgap references. The circuits suffer from the weakness of CMOS technologies 
(large amplifier offset, poor matching of transistors, etc.) or are quite complex 
and do not deliver a continuous reference voltage [13]. The reference voltage 
must be stable with variation in temperature and must be precisely controlled 
in spite of process and power supply variations. 
As shown in Figure 2, our application requires the reference voltage gener-
ator providing a temperature and power supply tracking reference potential that 
is somewhere midway between a V1L (maximum available gate voltage for a 
logic 1} and V1H (minimum gate voltage for a logic 0) signal input level and is 
to be set by the transistor whose gate is connected to the reference voltage 
supply, VBB" Furthermore, a centered , VBB minimizes switching time skews that 
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would occur if the reference supply were not centered. This is done to optimize 
noise immunity so that a gate can reliably detect the difference between a logic 
l high state( ~-0. 7v) and a logic O low state( ~-l .9v). An additional requirement 
is that the voltages V1L , V1H and VBB be referenced from the nominal supply 
voltage rail, VDD which will range from a -4.94 V to -S.46V. 
The first approach in generating an internal reference supply voltage uses 
the difference between the threshold voltages of enhancement and depletion mode 
devices. Although this approach realizes a voltage which exhibits low thermal 
drift, the value of the output voltage is poorly controlled because it depends on 
the accuracy of depletion and enhancement implants. In addition the threshold 
differencing scheme requires an extra depletion implant, not normally neede,d in 
the CMOS process. A complete analysis of the theory will be presented, 101-
lowed by the complete circuit realization. 
The second approach used in generating a reference voltage utilizes the 
bandgap principle. . Two reference diodes are forward biased by ratioed currents, 
and the positive temperature coefficient of the voltage difference is offset by the 
negative temperature coefficient of the single diode. This approach is used 
mostly in bipolar /C's, where both reference devices and precision resistors are 
available. The basic principle of the reference is studied in detail, followed by a 
brief example of how to vary the circuit or the device parameter to yield a 
desirable output voltage. 
In the next section, the design of a simple bandgap circuit that can be 
conveniently implemented in CMOS technology is presented. The unique ap-
proach is to use p+-diffusion temperature dependent resistors to provide , bias 
currents to the reference diodes, which are the emitter-base junctions of the 
7 
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bipolar transistors formed by the p+ diffusion inside .the n-well on a p-substrate. 
Finally, enhancements to the CMOS reference circuit will be presented. 
Simulation results of the circuit perfor1:1ance under worst case conditon will be 
illustrated. 
2.2 The Threshold-Refere11ced Voltage Source 
2.2.1 The Basic Reference 
The first step in realizing a complete voltage reference is to find a stable 
unit of voltage, such as the Zener or bandgap voltage used in bipolar reference 
circuits [ 17]. Individual terms that make up the threshold voltage ( given as 
(2.1) for an enhancement device) include components that are both highly tem-
perature sensitive and process dependent. 
() 
(2.1) 
In Eq. (2.1) VFB is the flat-band vpltage, · Q88 is the surface charge per 
unit area, Cox is the gate oxide capacitance per unit area, V8 is the source 
voltage, 2lc/>pl is the voltage required for strong inversion, and Qd is the charge 
per unit area in the inversion layer. Both VFB and <Pp vary with temperature, 
and all terms ( except V5) are process dependent. 
lf an implant is added to the process to yield depletion devices, the deple-
tion threshold is given by: 
Qss IQdl IQi\ 
\! TD = VFB ~ + Vs + cp bi + . . -+ ----COX . C0 x C 
(2.2) ~ 
where Qi is the implanted charge per unit are.a, ¢,bi is the built-in potential be-
tween the channel and the substrate, and C consists of the series connection of 
C0x and a capacitance defined by the depth of the implanted channel [8]. The 
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depletion-threshold· equation contains many of the same temperature and process-
dependent terms as the enhancement equation, and therefore, neither threshold 
voltage alone is suitable for use as a reference. 
Substracting Eq. · (2.2} from Eq. (2.1) yields 
(2.3) 
• 
Many of the temperature-sensitive terms have been cancelled, and 
• 
since 
214>pl is approximately equal to t/>bi and Cox is about equal to C [8], the· dif-
ference between the enhancement and depletion thresholds is mainly fixed by the 
magitude of the implant charge Q1~ This quanity depends on an easily control-
lable and reproducible process step, and to a first order is independent of tem-
perature. A stable voltage reference can thus be obtained by realizing a circuit 
.. 
that generates a voltage· proportional to the difference between the enhartcement-
and depletion-threshold voltages. 
Analogous to bipolar references [17] in which the base-emitter voltage is 
used to sense the magnitude of the silicon bandgap, the gate/source voltage of a 
MOS device can be used to sense the threshold voltage. 
A circuit that produces a reference voltage sensitive to the V GS differences 
is shown in Figure 3. In the figure, transistors M1 and M2 are the 
enhancement/ depletion reference pair and the output voltage is seen to be the 
difference between By using an operational amplifier 
• 1n a 
negative feedback configuration, the output voltage is forced to a level that 
causes the reference devices to operate at equal VDS and IDS values. 
To analyze the temperature sensitivity of Vref' we make use of the equa-
. tion for a saturated MOS transistor to derive 
9 
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(2.4) 
where IDS is the drain-to-sourc_e current, VT is the threshold voltage, and {3 = 
µkC 0 x W /L is the gain factor for the device. 
Considering all possible variations in Eq. (2.4), we can derive 
dVref :. d ( ) 
dT. -dT VGSE-VGSD 
1 ( 1 1 )di 
+ 2~ -.Je:-~ dT DS fJE D 
+ ~[ 1 I d µ D _ l 1 d µ El ( 2. 5) 
2 ~µD dT ffeµE dT 
where the subscripts E and D refer to the enhancement and depletion devices. 
The three factors in Eq. (2.5) that show appreciable temperature sensitivity are 
the threshold voltages, the device drain currents {assumed eq·ual for both 
devices), and the channel mobilities. Overall reference performance can be 
predicted by separately considering the effects of each of these terms. 
2.2.2 Threshold-Voltage Consideration 
The foregoing discussion of the basic reference has emphasized it depen-
dence on the threshold voltages of the enhancement and depletion. MOS transis-
tors. The basic equation that· have been given for the threshold voltages [Eqs. 
(2.1) and (2.2)] were derived for MOS transistors having constant doping near 
the surface under idealized conditions, and should be regarded as first-order 
theory. 
Lee [9] has considered the threshold voltage of· MOS transistors in 
10 
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elaborate . detail. His analysis shows that the threshold' voltage depends on 
. ,. 
geometry and drain and substrate bias as well as on the specific dopant density 
near the surface. The dependence of VT on drain bias makes it imperative to 
use a consistent bias scheme when specifing the thresl1old v,oltage. In particular, 
VT as determined from channel conductance at zero bias is different from VT as 
determined from the square root of JD in the saturation region. 
2.2.3 Bias-Current Consideration 
The second term in Eq. (2.5) shows that the· reference voltage can be 
made insensitive to drain current variations by equating /3E and {30 . This can 
be done by mismatching the aspect ratios of the enhancement and depletion 
devices so that 
w w 
µEL=µDL 
. E D 
(2.6) 
absolute bias current also appears as a coefficient of the mobility variation term 
in Eq. (2.5), and since that term does not cancel by equating the device gain. 
factors, correct choice of operating current is necessary for optimum reference 
, 
performance. 
The drain current in a MOS transistor tends to increase with temperature 
because of its dependence on the threshold voltage, and to decrease with tem-
peraure because of the temperature sensitivity of the mobility. These tendencies 
ar~nearly in balance at a bias leve] that is itself only ·slightly variable with 
temperature. If the reference MOS transistors are biased at this current level, 
the individual variations in VGS will be reduced. Although the voltage reference 
is sensitive to the difference between V GS in the depletion · and enhancement 
MOS transistors, simulations show that the temperature sensitivity of the refer-
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ence is also improved by using bias currents that desensitixe the individual· V GS 
values. To obtain an equation for the optimal bias current in the reference, we 
assume that mobility. varies roughly as T·3/ 2 [7]; that is 
(2.7) 
where µ 0 and T0 are convenient reference mobility and temperature values. 
Since the threshold voltage can be characterized by VrV10-aT over the useful 
range of temperatures, we can express the derivative of VGS with respect to 
temperature by using these expressions in Eq. (2.4). 
(2.8) 
If Eq. (2.8) is set to zero, we can derive 
(2.9) 
When the MOS transistor is biased with the current given in Eq. (2.9), its 
gate voltage wi!l be constant at V To· It is neither practical nor necessary to 
cause the bias' current to have the exact variation with temperature that is 
predicted by Eq. (2.9),' because the reference is sensitive to the differences in 
V GSE and V GSD' not to their individual values. The design value for the bias 
current in therefore 9µA, which corresponds roughly to Eq. (2.9) evaluated in 
the middle of the temperature range. 
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2.2.4 Mobility Versus Temperature 
The initial consideration of the basic reference neglected sensitivity of V 
ref 
to the variation of mobility with temperature based upon an assumption that 
mobilities vary as T·3/ 2 both for the depletion and enhancement devices. This 
_ assumption is only approximately true. Scattering by impurity centers plays a 
more dominant role in the depletion MOS transistor than it, does in the en-
hancement devices. This is true because the total impurity density in the chan-
nel region is greater in the. depletion MOS transistor than in the enhancement 
MOS transistor. As a result, the ratio µ 0 /µE increases with temperature in the 
low-temperature range [l]. The ratio becomes more nearly constant in the mid-
and hig _T1'""J'Y"\perature range where lattice scattering dominates in determining 
the mobility value. 
Mobility variations introduces a positive derivative to d V,e1/dT that tends 
to cancel the negative temperature gradient from the threshold-voltage varia-
tions. True variations in mobility produces- variations in Vref that are of the or-
der of the variation in V TE-V TD and of opposite sign. Simulations have shown 
that for different temperatures, the mobility variation term dominates at low 
temperatures, and the threshold-variation term dominates at high 
temperatures [l]. This leads to a voltage drift versus temperature curve similar 
to that of bipolar bandgap reference in that the temperature. coefficient is posi-
tive for low temperatures, flattens to zero near room temperature, and then be-
comes negative for high temperatures. 
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2.2.5 Reference Circuit 
The · considerations of the previous sections have shown that a stable 
NMOS reference can be made by taking the difference between the gate/source 
voltages of enhancement and depletion NMOS devices operating at appropriate 
current levels near threshold. 
Figure 3 shows the full schematic of a low TC NMOS voltage reference 
based on this principle. Transistors M1 and M 2 are the differential 
enhancement/depletion pair, loaded by depletion-current sources M9 and M4. The 
matching of these loads is important, since mismatch in the reference-pair drain 
currents. d·egrades the output-voltage temperature coefficient. The geometry used 
has a 7-µm channel width and a 40-µm gate length, which yields high output 
resistance, and, therefore, high gain when used as a load~ While the individual 
values of channel width and gate length were chosen to insure proper matching,. · 
the device aspect ratio was chosen to supply the reference pair with the drain 
current in the low d V Gs/ dT range, as previously described. Since the threshold 
voltages of M9 and M-4 must match to provide equal bias currents, it is neces-
sary to maintain equal voltages at their respectives drain. This is achieved by 
adding a second differential gain stage ( Ms - MB) in the main feedback loop. 
Balance of this stage is improved by use of M7 which also provides balance- to 
single-ended conversion. If equal currents flow through matched depletion transis-
tors M 7 and MB, then V GS7 must equal zero, since the gate and drain of MB are 
shorted. Thus, Ms and M6 always operate with equal VDS' regardless of the ab-
solute, voltage swing caused by output load current variations changing V GS in 
the output buffer M9• To obtain equal currents in M7 and MB, it is necessary 
to make M11 with the same geometry as M8, and make the aspect ratio of M14 
14 
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twice that of M19. · All geometries must be designed to nominally equate the 
~voltages at the drains of M11 and M8, so that matching is preserved for varia-
tions in threshold voltage caused by negative supply voltage changes. 
"• 
Loop gain of the two-stage unity-gain feedback amplifier is 40dB, which is 
large enough to yield proper load regulation, but low enough to allow frequency 
compensation with. a small capacitor placed between the sources of M1 and M2• 
Common-mode bias loops consisting of transistors M11 - M15 provide feedback to 
insure that all depletion:-current sources operate in their saturated 
. 
regions. 
More than 50dB of supply rejection is achieved, since all voltages and currents 
Q 
depend on individual device geometries. 
Using the correct geometries from the final reference design (including the 
optimizing mismatch of t.he aspect ratios of the enhancement/ depletion reference 
pair, which compensates for the mobility differences), ADVICE predicts a TC 
greater than 500ppm/ ° C which is not compable to the TC obta}ned in bipolar 
reference circuits~ The choice of the optimum reference-pair bias current was 
verified, as the substrate voltages of M9 and M-4 (Figure 3) were varied to 
produce reference-pair currents of 6 and 9µA. 
2.3 Bipolar Referenced-Circuit 
The drawbacks of thy threshold-referenced circuit usin.g the difference be-
?~ 
tween threshold voltage of enhancement and depletion devices [3] are as follow: 
Although this approach realizes voltages which exhibits low thermal drift, the 
value of the output is poorly controlled because it depends on the accuracy of 
the depletion and enhancement implants. The accuracy of the implants in-
fluences the accuracy of the threshold voltage which is sensitive to process 
variations. Threshold voltages are adjusted with ~, single implant that causes 
15 
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an equal but opposite change in both the enhancement and depletion threshold 
• 
voltage. For example, if the implant is adjusted (say 10%) is such a way that 
the threshold voltage of the enhancement device increases (say 209~}, this will 
cause the depletion--threshold to decrease by the same amount. These values are 
based on a combination of process data and simulation for the MOS process at 
AT&T. Thus we are led to examine other possibilities for the realization of a 
biasing circuit with a low temperature coefD,cient. 
The second appraoch used in precision bipolar analog circuit utilizes the 
bandgap principle. We assume for simplicity that the objective is a voltage 
source of a low but controllable temperature coefficient. The first step in ob-
taining a voltage reference is to generate a relatively temperature independent 
current reference. Figure 4 shows the classical Widlar Bipolar PT AT 
(Proportional- To-Absolute-Temperature} current reference upon which the 
CMOS reference circuit discussed later is based. The circuit application is as 
follow; the current mirror consisting of Q1, Q2 "combined with reference resistor 
R 1 satifies the relationship re 
kT where 181 , 182 are the saturation currents of Q1, Q2 respectively and Vr-· 
q 
feedback loop consisting of transistors Q1-Q4 force the bias current 
Solving Eq. (2.10) and Eq. (2.11) yields 
, . 
v;n (n) 
JPI'AT=l1=]2= R 
ref 
(2.10) 
The 
(2.11) 
(2.12) 
where is the area factor that differ Q9 to Q4• As can be seen from Eq. 
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(2.12), the current produced is proportional to absolute temperature (PTA T). 
The magnitude of this current is physically controlled by proper sizing of Rref 
and n. The possibility exists for referencing the output current, 1;TAT ~o a 
composite voltage that is a weighted sum of VBE(on) and V 1 By mirroring this 
PTA T current into a series combination of a resistor and a diode. a tempera-
ture stable voltage can be obtained. The positive temperature coefficient of the 
voltage across the resistor is cancelled by the inh'erent negative temperature 
coefficient of the diode. By proper sizing of devices Q5, R1, and D1, the point 
in temperature at which this cancellation occurs can be controlled. In order to 
determine the required value for Q5, R1, and D1, we must determine the tern-
. I?erature coefficient of the output voltage VBB more precisely. 
From Figure 4, the output voltage can be expressed as 
(2.13) 
where lout= m/PTAT and m = /3M //3M . The VBE{on) can be written, neglecting p5 p3 
base current, 
1out 
V ~ V ln 
. BE(on) T. J 
S5 
The saturation current, ]55' can be related to device sttucture by [5] 
- 2 
= BDp1i 
(2.14) 
- 2 
= Bni 1rn-,µ-P (2.15) 
where ni is the intrinsic minority-carrier concentration, QB is the total base 
doping per unit area, µP is the average hole mobility in the base, A Es is the 
17 
_,/ 
' 
• 
0 
\ 
' -
•· 
• 
• 
• 
emitter-base junction area, and T is the temperature in degrees · kelvin. The 
Einstein relation 
-
Dp 
µP = v. was used to write ls in terms of µP and 
T 
quantities in Eq. (2.15), that are temperature· dependent are given by 
' 
-
-µ -. cr-n p-
-VGO 
ni 2 = Dr3 exp( V · ) 
T 
f n . . 
I 
The 
(2.16) 
(2.17) 
where V GO is the bandgap voltage .. of silicon extrapolated to zero degrees kelvin. 
Combining Eqs. (2.15), (2.16) and (2.17) 
where 
and 
Js5 = ET° exp(-V co/VT) 
= N(l.964E-16) 
E=B.CD 
(2.18) 
i 
(2.19) 
6 = 4- n (2.20) 
' 
and N is the number of diodes connected in parallel to produce VBE(on}' The 
value 1.964E-16A is the saturation current needed for a one unit diode. This 
value was extracted from the BIMOS process at AT&T. Combining Eq (2.12) 
and Eq. (2.13) 
mVyln (n) 
1out = 
Rref 
(2.21) 
Substituting Eq. (2.14), Eq. (2.18), and Eq. (2.21) into Eq. (2.13) and rearrang-
ing, it follows that 
(2.22) 
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where A 
yields 
where 
and 
• 
• 
1 /E i6 a temperature independent quanity. Simplying Eq. (2.22) 
(2.23) 
mkBln (n)AT( 1 - 6) 
Q(T)=mln(n)x+ln [ R. ] 
q ref · 
(2.24) 
R1 
X = (2.25) 
R 
ref 
This expression gives the output voltage as a function of temperature in term of 
circuit parameters, x and o and the device parameters m and n. Ou.r primary 
objective is to be able to have complete control of dVB13/dT and to this end we 
take the derivative of VBB with respect to temperature. Differentiating Eq. 
(2.23), 
where 
dVBB 
±m· =~-
1 dT 
V: mk ln (n)A1' 1 - 6) • T[ . B · · · l 
= T xmln (n) + ln R . . + (1- 6) - T(TCFRref) T= T 
·· q ref r 
1 
TCFR 1= . re R 
ref 
(2.26) 
(2,27) 
and Tr is the reference temperature at which the parameters in Eq. (2.26) is 
evaluated, Shown in Figure 2, the VBB is specified to lie between V1L and V1H 
It also shows that \/BB should have a slope approximately equal to the slope of 
V1H By ~nowing the slope of VBB and the current level at which the reference 
should operate, we can rearra·nge Eq. (2.26) to find the value for x. Once the 
value of x is known, this value is placed into Eq. (2.24) then into Eq. (2.23) to, 
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give the desired value of VBB that corresponds to the desired slope. An eample 
is given below to illustrates how we can achieve the value for the expression 
Suppose that an application requires that the magnitude of the reference 
voltage V BB be centered in order to minimizes switching time skews. Extract-
ing the necessary data from Figure 2 the magnitude 
(2.28) 
is approximately equal to 1. 3 V. In addition, the slope should be chosen such 
that 
dVBB dVIN 
m = :::::±--
1 dT dT (2.29) 
The extracted value of the slope is approximately equal to 1.33m V /° C 
and should maintain this regulation over a temperature range of O to 75 ° C 
and a power supply range of 4. 94 to 5 .4 6 V. 
Assume that the reference current is not to exceed a value of lOµA, the 
feedback loop of Q1 - Q4 is ideal, and that area factor n equals 5. 
The reference resistor is given by Eq. (2.15) as 
(2.30) 
25.73m x ln (5) 
R = = 4.14k0 
ref 10µ (2.31) 
,-
Using the data summarized in Table 4, the value of E needed to produce 
VBE(on} is given by Eq. (2.18). Assume N = (5 x n), we get: 
VGO 
E = (5 X n) X] .964 X 10- 16r- 0 exp( ) = 44.997 ° K V "--
T 
(2.32) 
and 
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A= - = 22.22 X 10- 3/ ° K E· 
(2.33) 
The desired slope m1 can be calculated by rearranging Eq. (2.26) and is given 
by 
R1 T [±m1 (6-1) l (mkBln (n)AT1- 6)] 
x= = + +TCF(R )--ln 
Rref mln (n) VT T ref T qRref 
(2.34) 
Figure 2 shows that the reference voltage slope m1 should be chosen such 
that its value is closer to VILmax· Thus, the desired slope is to be less than 
zero. Again, using the data in Table 4, the ratio resistor is calculated to be 
RI 
X = = 6.840 
Rref 
(2.35)· 
Thus, the output resistor, R 1 is designed to equal 
R1 = 6.840 x Rref = 28.32k0 (2.36) 
Neglecting base currents, VBE{on} can be calculated by using Eq. (2.14) and 
• • 1s given as 
I 
out 
VBE(on) = v;n I 
S5 
Given that the saturation current is 
I 55 = (5 x n) x 1.964 x 10- 16 A= 49.10 x 10- 16 A, 
A comparable value for the base-emitter voltage is calculated 
. t' 
-
VBE( ) = 25.73mln [ lOµ l = 0.552V 
on . 4 9 .10 x 10 - 16 . 
This value is exactly as AD VICE predicts. 
"' The resulting output voltage is given from Eq. (2.13) as 
VBB = VBEZ(on) + xmV i1n ( n) = 0.835V 
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2.4 CMOS Referenced Circuit 
Figure 5 shows the simplest implementation of the reference in CM
OS. 
r An improved Wilson current source is used to insure the drain v
oltage of tran-
sistors M1 and M2 are equal. The feedback loop fo
rmed by M1, M2, M9, and 
M4 forces the current in transistor Q1 to be the sam
e as in Rref The bottom 
mirror utilizes substrate pnp devices Q1 and Q5 connected as djodes. Transis-
tors Q1 and Q5 have areas that differ by a factor of n and the fee
dback loop 
forces them to operate at the same bias current. Assuming the de
vices M1 and 
M2 that forms the current mirror is ideal, t
hese devices force the voltage at 
r· 1 
nodes A and B to be equal causing the 'same logarithmic nelations
hip betweeen 
11 and 12 as seen in the bipolar circuit. That 
is, if 
(2.41) 
then 
(2.42) 
Equation (2.12) can be written in term of the differences in the base-to- emitter 
• 
voltages of ·Q1 and Q2 and is given by 
VBEI -. VBE5 
I PI'AT= 
(2.43) 
R R 
re/ ref 
As a result, Eq. (2.43) shows that the difference between the two VBE's 
appear across the reference. resistor, R. f Also, this expression can be
 written in 
, 
re 
term of the diode area parameter, n and as a function of temperat
ure which is 
given in Eq. (2.12) for the bipolar circuit. Once a suitable reference current is 
obtained, device M5 mirrors the reference current, 1PTAT through
 R1 and Q2 as 
in the bipolar· circuit~ The expression that shows the mirroring 
of the IPTAT 
current into the output is shown in Eq. (2.21). 
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The primary advantage of this. circuit is that the thermal voltage VT has 
a positive temperature coefficient, and this, in combination with the positive 
.. 
temperature coefficient of the resistor gives a relatively temperatue-independent 
output current. This can be shown more clearly by taking the derivative of the 
expression given for the thermal voltage, VT This is 
kBT 
V =--
T q (2.44) 
where kB is the Boltzman constant (l.379x10" 23J/ ° K), T is the absolute te.pi-:-
.....,. 
/9"-
per at ure in degree kelvin, and q is the electron charge ( 1. 6 x1 (!19 coulomb). 
Differeniating the above expression gives 
(2.45) 
Using the expression in Eq. (2.27) for defining the temperature coefficient, 
it follows that the temperature coefficient of the th~rmal voltage is 
1 dVT 1 
TCF(V)=- =-
T VT dT T (2.46) 
This expression shows that the temperature coefficient of VT is positive 
and vary indirectly with temperature. Nature insures us of alway having a 
positive temperature coefficient for the p+-diffusion resistor, R 
ref With the 
results of Eq. (2.46), we can show IPTAT as being relatively temperature inde-
pendent and to this end we take the derivative of IPTAT. with respect to tem-
perature. Differeniating Eq. (2.12), 
d!PI'AT - kBin (n) [ 1 - T dRref(T) 
dT q Rref( T) dT (2.47) 
Equation (2.47) can be written in term of IPTAT to give 
di PI'AT = I [~ - 1 dRref(T)l 
dT PI'AT T R dT 
· ref 
' (2.48) 
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Again, using the expression in Eq. (2.27) for defining the temperature coef-
ficient, it follows that the the temperature coefficient of I ;TA T is 
1 
TCF(J PTAT) = T- TCF(Rref) (2.49) 
Combining Eq. (2.46) with Eq. (2.48) yield 
(2.50) 
<> 
where 
(2.51) 
This equation shows that if the condition given in Eq. (2.51) holds, the tem-
perature coefficient of IPTAT is alway positive and the output current can be 
made relatively temperature independent. 
Although the circuit of Figure 5 will function, several non-idealities exist 
which mandate a more complex design. The first problem with the circuit is 
due to small differences in the gate-to-sorce voltage of M1 and M2• This can be 
best explained by examining the drain-to-source current of each device. The 
enhancement-mode MOS transistors, M1 and M2 are in the saturation mode of 
operation since their gates are shorted to their drain and their gate-to-source 
voltages exceed their threshold voltage, V TH We can express the drain currents 
of the two devices as . 
(2.52) 
(2.53) 
where IDS is the drain-to-source current, VGS is the gate-to-source voltage, VT is 
the device threshold voltage, VDS is the drain-to-source voltage, >. is an emp1r1-
cal channel length modulation factor having a value of (100) for the l.75µm 
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twin-tub process, and (J is the MOS transistor gain factor. (3 is dependent on 
both the process parameters and the device geometry, and is given by 
µE W 
fJ = -(-) 
t L 
ox 
(2.54) 
where µ is the effective surface mobility of the electrons in the channel, E 
is the permittivity of the gate insulator, t0 x is the thickness of the gate in-
sulator, W is the width of the channel and L is the length of the channel. As-
suming that the devices are identical and neglecting body effect, Eq. (2.52) and 
Eq. (2.53) show that any small differences in the gate-to-source voltage of M1 
and M2 will result in large variation in the output current. Furthermore, Eq
. 
(2.43) can be revised to shows the effects of small differences in the gate-to-
source voltage on the output current and is given by 
R 
where 
ref 
(2.55) 
(2.56) 
(2.57) 
Equation (2.55) shows that for large variations in output current, the voltage 
drop ac~pss Rref is only on the order of 100m V. These voltages can result from 
device mismatches or from channel-length modulation in M1 and M2• Since the 
pairs of device M3 - M4 and M1 - M2 have different drain-to-source voltages, 
significant error currents are present. The second problem is due to MOS 
threshold voltage dependence on drain-to-source voltage. This can be shown 
theoretically for each device by rearranging Eq. (2.52) and Eq. (2.53) in term of 
VT Rearranging 
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(2.58) 
21ns2 
V -V -
T2(VDS2) - GS2 ,Bnz(1 + ,\VDsz) (2.59), 
The gate.,to-source and drain-to-source voltage of each device shown in 
Figure 5 is given by 
and 
(2.60) 
(2.61) 
(2.62) 
(2.63) 
(2.64) 
Combining Eqs. (2.60) - (2.64) with Eq. (2.58) and Eq. (2.59), we find 
• (2.65) 
(2.66) 
These equations show that the voltage at node A and B are equal only if 
the threshold voltage of M1 and M2 are equal. Figure 5 illustrates that the 
drains and sources of transistors M1 and M2 are not equal. Since their VDS 
term are different, this results in an error term b. V DS being applied across resis-
tor Rref Equation (2.43) can be rewritten to show the error term, !::. V TH and is 
. given as 
JPI'AT= 
b.VBE+ !::.VTH(VDS) + b.VGS 
26 
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where 
• 
I 
This error can be as large as ± 10%. 
• 
(2.68) 
(2.69) · 
The third problem is that the reference voltage generated has to be 
referenced from the rnost negative supply rail, VDD" This is necessary because 
all voltages obtained must be referenced to the same supply rail that the EGL 
' 
signals are referenced from. However, Figure 5 shows the reference voltage as 
being taken from the V55 rail. An obvious ·solution is to rotate the circuit 
I 
180 ° in such a way that the substrate of the vertical pnp transistor is tied to 
VDD" Simulation confirmed the fact that the circuit is capable of operating 
nicely. However, the 1.75µm twin-tub process at AT&T requires that the col-
lector of the the pnp transistor that is the paristic devices inherent in 
p--substrate CMOS technology be connected to the most negative supply avail-
able. Also, in this CMOS technology the vertical pnp bipolar devices are not 
readily available. These devices have not been widely explored because of lack 
of means of providing temperature controlled currents. However, in the l.75µm 
CMOS technology the lateral pnp bipolar devices are available with the 
p-substrate collector tied to V5.,, n-tub base and p+ emitter. 
The final problem with the circuit of Figure 5 is inherent to most power 
supply independent biasing schemes. That is, the circuit has two operating 
points·: One ls at the desired current value and the other is a zero current 
state. This mandates a start-up circuit be included in order to insure proper 
operation. 
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Chapter 3 
THE CMOS REFERENCED-VOLTAGE 
GENERATOR 
3.1 CMOS Referenced-Voltage Generator 
Figure 6 shows the development of a more practical implementation of the 
reference circuit. This circuit utilizes large geometry devices for M1-M10 so as 
to minimize offsets in the drain voltage and cascade current sources in order to 
minimize channel-length modulation effects. The first items of interest are the 
current mirrors. The simple PMOS and NMOS current mirrors of Figure 4 
{M1, M2 and M9, M4J hav~ been replaced with cascade current mirrors. Devices 
M9, M4, M6, and M 7 form the PMOS cascode current mirror and devices M1 , 
M2, Mg<ind M10 form the NMOS cascode current mirror. Due to the cascode 
configurations, the· output conductance mismatch problem describe above is sig-
nificantly reduced. The primary reason in using cascode current source is to al-
,low more voltage gain to be achieved in amplifier stages by increasing the load 
resistance. In this circuit, transistor M2 shields transistor M10 and transistor M 7 
shields transistor M4 from the variations in voltage that occur at the output 
terminals. The small-signal output resistance that results have been increased 
. 
lby f ( ) a actor 1 + gmr O • It is interesting to note that the effect df the body ef-
feet in M 7 and M10 is to increase the output resistance slightly [5]. This cas-
cade configuration also serve to improve the power supply rejection of the over,. 
all circuit. 
In addition, the Brain-to-~ourc:e voltages of M1 and M 2 are now forced to 
be equal, eliminating the errors associated with threshold dependence upon 
,, 
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drain-to-source voltage. As mentioned, all cascade . devices used have longer 
than minimum channel lengths which results in lower output conductance and 
therefore better supply rejection. 
The PMOS cascade current mirrors are biased by the bias node of BIASJ 
and BIAS2 as shown in Figure 6. The NMOS mirrors are similarly biased by 
the same biasing point. This technique insures that devices M1 , M4, M 7 and M9 
all remain in the saturated region of operation and yet have the • • m1n1murr1 
drain-to-source voltages possible. 
3.1.1 p+ Diffused Resistor 
The next item of interest in the reference circuit is the resistors, Rref' R1, 
Simulations have shown that the proper operation of reference 
devices requires small biasing current in the microa:mpere range. To provide 
these small currents, resistance values of the order of 105 ohms or higher are 
needed. The only on-chip conductor available in CMOS technology that has 
sufficiently high sheet resistance to render these resistors practical is the p + dif-
fusion. The model for the p + - diffusion resistor used in the analysis and 
simulation is shown in Figure 7. The sheet resistance of the p + diffusion in the 
" 
1. 75µ twin tub CMOS technology is 200±500 / . Thus resistor values up to 
0.5MO can be readily realized. The resistor temperature coefficients have been 
~ 
extracted fo·r'·tl!,~ 1. 75µ. process, where the fit is of the form: 
(3.1) 
The extracted first-order~ temperarure coefficient, TC1 for the p + diffusion is 
880ppm/ ° C and the second order temperature coefficient, TC2 was found to be 
' 
lppm/ ° C. 
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3.1.2 The Reference Diode 
The last item of interest in the reference circuit is the reference diode. It 
is well known that n~ly ideal diode characteristics can be obtained from · the 
base-emitter voltage VBE of a bipolar transistor. In CMOS technology the 
lateral p-n-p bipolar devices are readily available with p-substrate collector, n-
tub base arid p+ emitter. 
In the design of the bipolar devices to be used as a reference diode, 5 unit 
... 
transistors are connected in parallel to make one reference diode (25 unit diodes 
in total). Using this approach the reference device can operate at large biasing 
current, and in addition bet,ter matching of references can be achieved. 
These devices, designed in the l.75µ linear CMOS process, were charac-
terized to obtain the value of parameters n and 6 necessary to predict the volt-
• 
age drop across the reference devices as given in Eq. (2.15). 
3.1.3 The Mirroring of the Referenced-Voltage 
Other considerations must be analyzed once a suitable reference voltage 
has been obtained. That is, our application requires the EGL input. reference 
voltage VBB be referenced from the same supply rail (V(DD)) as the external 
EGL input signals. However, Figure 6 shows this voltage as being referenced 
from Vs., This leads to the development of a circuit that will allow us to mir-
ror the DC voltage VBB referenced from Vss to a voltage referenced from VDD" 
The circuit is given as part of Figure 6. It consists of two mirror resistors R9 
and R 4, and a current n1.irror M11 and M12. 
Assuming that node V t is insulated to prevent DC current leakage and 
OU 
that M11 and M12 are well matched, the reference current, lout is mirrored to the 
output through the · current 
. 
mirror In addition, the diode-
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connected transistor, M11 is used to set the gate-source voltage of the constant-
" 
current output device, M12• Resulting in the ideal ( first order) equations to be 
true. h 
\ (3.2) 
and 
(3.3) 
where 
(W/L)12 
Cl'. = (H1/L)11 
(3.4) 
The reference current is given as in Eq. (2.15) as 
__./ 
mVyln(n) 
I out = 
Rref 
The voltage across R4 can be written as 
(3.5) 
Combining Eqs. (3.3), (3.5), and (2.15), the voltage across R4 can be written in 
terms of the device parameters, a, m, and n as 
where 
amkBln (n) 
7c=----
q 
Similarily, the voltage across Rs can be written as 
(3.6) 
(3.7) 
(3.8) 
Combining Eqs. (3.3), (3.8), and (2.15) the voltage drop across the resistor Rs 
. 1s now 
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Taking the ratio of expression given in Eq. (3.6) and Eq. (3.9) 
Using the condition in Eq. (2.40), Eq. (3.10) becomes 
----
VBB R4 
(3.9) 
(3.10) 
(3.11) 
This expression indicates that the reference voltage \lBB mirrored from Vss 
can be mirrored from VDD to obtain Vref by proper s1z1ng of R3 and R_f If the 
ratio Rs:R4 is unity, ideally VBB is properly mirrored to obtain Vref However, 
if the ratio R3:R4 is not unity, then l1BB is not ideally mirrored and the follow-
ing conditions n1ust occur. That is 
1. R3:R4 > 1: 
ward from 
2. R3:R4 < 1: 
from VBB" 
The magnitude of the output voltage Vref is shifted up-
VBB" 
The n1agnitude of the output V f is shifted downward 
re 
3.1.4 Temperature Coefficient of V f 
re 
Not only is it necessary to mirror the reference current and the magnitude 
of the reference voltage to the output, but the associated temperature coefficient 
~ 
of VBB also must be mirrored. This leads to the development of an expression 
for the temperature coefficient of ll f 
re 
The TC of Vref is derived by differenating Eq. (3.9). That is 
where · 
m = z R 
ref 
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dVref 
m2~ dT 
.. 
(3.13) 
For a fixed value of m1, Eq. (3.12) shows that the slope m2 can be ad-
justed by: 
l. Varying the magnitude of the reference 
feasible since Rref is inversely proportional 
and directly proportional to the slope m1. 
resistor R f , . This is not 
re 
to the reference current I0 ut 
2. Varying the magnitude of the mirror resistor R9. However, this does 
not gaurantee that the slope m1 is ideally mirrored. 
. 
3. Varying the device parameters(a, m1, and n). 
feasible since the device parameters are directly 
m1· 
Again this is not 
related to J t and OU 
However, an expression for the slope of the mirrored reference voltage Vref 
can be obtained in terms of the slope of VBB by taking the derivative of Eq. 
(3.10). 'fhis is given as 
where 
dVBB 
m1= dT 
(3.14) 
(3.15) 
Equation (3.14) shows that for a fixed m1, the output slope m2 may be in-
fluenced by ratio R9:R4 in the following manner. If 
1. R3:R4 = 1: The slope m1 is ideally mirrored to the output. That is 
m1=m2. 
2. R3 :R4 > 1,: The slope 
• 
m1 1S mirrored downward from the output slope. 
That . IS ml< m2. 
3. R3:R4 < 1: The slope 
. 
ml IS mirrored upward from the output slope, 
That • m2. IS ml> m2. 
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3.1.5 Simulated Results 
The performance characteristics of the CMOS reference circuit with cascade 
0 
current mirrors are summariz~d in Table 2. The results were obtained through 
simulation on AD VICE [4] using the_ 1. 75µ CMOS process. The circuit was 
simulated over temperature, process and power supply induced variations. The 
device parameters used in the simulation are listed in Table 6. 
The value of NML and NMH shown in Table 2 are calculated using the 
following definitions: 
NM= V -V L IL max OLmax 
NMH= VO-H · -VIH . min min 
(3.16) 
(3.17) 
where V11 and v1-H . values are taken from the Motorola EGL catalog for an · _,max min 
EGL translator. The values for V0L _ and V0-H . are the minimum and max-- · max - min 
imum output reference voltage generated by the reference circuit. Figure 8 shows 
that the reference voltage can indeed be centered between VILmaz and VIHmin as 
illustrated in Figure 2. Since the noise margin low(N~ is less than the noise 
margin high(NMH as given in Table 2, this guarantees that no additional de 
gain in the design of the reference circuit is obtainable. / 
Furthermore, Figure 9 shows that a reference voltage with a very low tem-
perature coefficient is obtainable when the device parameters in Table 6 are 
slightly modified. 
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Chapter 4 
THE CMOS SWITCH-LEVEL CIRCUIT 
4.1 Start-Up Circuit 
As mentioned above, unless precautious are taken, the reference circuit 
may operate in the zero-current state. The zero-current state can be avoided 
by insuring that some current always flows in the transistors in the circuit so 
., 
that their current gain does not fall to a low value. An additional requirement 
is that the circuitry added to do th\s must not interfere with the normal opera-
tion of the reference once the circuit has reached the desired operating point. 
The additional devices , M19-M18 form the start,..up circuit for the reference as -
illustrated in Figure 1 o·. The operation is as follows:-
At power up no current is flowing in any of the legs of the circuit. 
Therefore node 15 gets charged to the value of the power supply by ~evic M1-4 
which is in the triode region of operation. M17 and M18 then conduct current 
to flow in device M19. This current is mirrored to M16 and pulls charge out of 
• 
mode 15 turning off M17 and M18 which disconnects the start-up circuit from 
the reference. 
As shown in Figure 10, the voltage at nodes BIAS1 and B1AS2 are used 
to bias the PMOS and NMOS cascode current mirrors in the voltage reference 
circuit given in Figure 6. Also, the voltage at node 16 is used to bias the cur-
rent ·sources of the unity gain CMOS operational amplifier discussed later and is 
shown in Figure 12. 
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4.2 Unity-Gain CMOS Operational Amplifier 
The desired EGL input reference voltage Vref has been obtained: However, 
this de voltage with design variations must be buffered to insure -optimum drive 
to the CMOS load of the comparator. Obviously, this buffering is needed to of-
fset the impedance mismatch problem observed between the output of the refer-
ence circuit and the input of the voltage comparator circuit. Furthermore, 
" . 
simulation . shows that since the reference voltage is measured from the V DD 
power supply rail which is very sensitive to temperature and process variation, 
this causes large variations in the reference current which results in insufficient 
biasing to the comparator. Therefore, in addition the ·driving capability of the 
reference current needs to be enhanced. Thus, a unity-gain CMOS operational 
amplifier is implemented. The op-amp must be designed to operate near V DD 
to guarantee E.CL compatible logic levels at its output. 
Figure 11 shows a two stage noninverting op-amp. The op-amp used as a 
voltage follower can be designed to insure that the impe.dance mismatch problem 
is reduc.e to yield proper drive capability to the input of the comp?'rator, and 
-=--,.._---- .• 
that the refernce current is enhanced enough to provide adequate biasing. The 
, . . 
first stage of the op-amp is the basic CMOS gain stage with Mpps· and MP-I as 
saturated loads, Mn6 as a constant current source, and Mn!J and Mn.I, as the dif-
ferential inputs. If the inputs of Mn9 and . Mn4 are grounded, then the quiescent 
output voltage at the drain of MP9 is equal to the voltage at the drain of MP4 
(MpS and MP4 have the same drain current and gate-source voltage and hence 
; . must have the same drain-source voltage). However, the value of the gate volt-
, 
age of MP5 that is required to force the amplifier output voltage to zero may be 
different from· the quiescent output voltage of the first stage. For a first stage 
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gain of 50, for example, ·each 50m V difference in these voltages results in 1m V 
\ 
of input-referred systematic output. Thus the /3. of Mps , MP4 and MP5 must be 
chosen so that the current density in these devices are equal. For the first 
r 
stage shown in Figur.e 11, this constraint would take the form [ 5 J. 
(3p5 (3p5 
(4.1) 
In order that this ratio be maintain over process-induced variations in 
channel length, the channel lengths of MpS' MP4, MP5 were chosen to be the 
same, and the ratios were provided by properly chosing the channel widths. 
A second gain stage source-follower or common-drain configuration is added 
to insure that the op-amp operates near VDD and provides proper impedance 
matching betw~en the reference voltage circuit and the op-amp. As shown in 
Figure 12, the transistor pairs of Mn1-Mn5 and Mn2-Mn7 serves as the source-· 
follower. This circuit is used primarily for the purpose of lowering the im-
pedance level in the signal path, since its low-frequency input impedance is very 
high and its low-frequency output impedance is approximately equal to the in-
verse of the device transconductance. In contract to the bipolar case, however, 
0 
it can be applied to the EGL reference de voltage, V88, since the dt voltage 
drop between the gate and source can be made large, and can be controlled by 
the. (3 of the device and the bias current. 
Further insight about the voltage gain of the op-amp can be obtained by 
analyzing_ the voltage gain of the source follower. This can be done by using 
the small-signal equivalent circuit giveri by [6]. If no body effect were present, 
and if the load resistance of Mn5 and Mn7 were infinite, voltage gain from input 
to output would be unity. However, the presence of body effect causes the 
threshold to vary with output voltage in such a way as to make the gain less 
37 
} 
',_ 
( 
• 
!( 
. ~ -
... ~ . . 
------------------- - - -·-- -- - - ---- --·---··· -----------------------
L~ 
., 
I I~ 
,. 
, 
( 
f 
'· 
' 
' • 
t 
' t 
t 
' 
•• 
\ 
' 
than ,unity. The ~maller the body effect is, the closer the v9~il.~e gain will be 
to unity. In the 1. 75µm CMOS technology, the n-channel d~1ce is formed in a 
p-well on a p-substrate. Hence, if the device is used as a source-follower and 
/ 
. the p-well is tied to the source, the body effect is eliminated and the unloaded 
voltage . . unity . gain IS 
The loop-gain . open 18 set by the ./3 · of the output stage, MP5• The gain in-
• 
/3p5 
. 
and crease as 1ncreases falls off as j3P 5 decreases . In addition, the /3 of 
transistor M5 was made large to insure proper drive capability to the CMOS 
load and to minimize impedance mismatch as shown in Figure 11. The current 
sources of the op-amp MnS' Mn6, and Mn7 are biased by node 16 as given in 
Figure 10. 
The performance characteristic of the unity-gain op-amp is shown in Table 
1. The results were obtained through simulation on ADVICE using the l.75µrn 
CMOS process. 
4.3 The Comparator Circuit 
r Figure 12 shows an uni,que schematic of a single--ended input, single-ended 
output inverting mode of a differential amplifier used as a very-high-speed volt-
age comparator. The output swing and de levels are adjusted to be compatible 
with conventional CMOS logic ~ircuits. 
The functions of the voltage comparator is to compare the instataneous 
. value of a signal voltage at 3pe input with a reference voltage on the other in-
put and produce a digital 1 or O level at the output when one input is higher 
than the other. 
Since the comparator output is switched between two output states, the 
voltage gain is necessary only to reduce the differential input level charge 
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needed to make the output swing from one extreme level to another. To inter-
face with digital CMOS circuits, the required peak-to-peak output swing levels 
are in the range of 3-5 V. Therefore, a voltage gain of > 100 is usually suf-
, 
ficient to bring the input signal amplitude needed for full output swing to a 
level comparable with the input stage offset. Therefore, very high values of 
voltage gain are not required. 
The speed of response is a critical parameter for · this comparator. It is 
required to switch between two output states in a minimum amount of tirrie, 
subsequent to an appropriate input level change, and it should exhibit fast rise 
and fal1 times as its output. 
The operation of the comparator circuit can be briefly described as follows. 
The comparator has two gain-stage and two stages of level- shifting. The first-
gain stage comprised of transistors MP1 and MP2 forms a single-ended input gain 
stage with balanced current mirror loads Mn1 and Mnf' The output of the first-
gain stage may be viewed as a source-follower, withMP2 as the p-channel gain 
stage and Mnf as the n-channel current mirror load. Also, this configuration 
can be employed as a DC level shifter, since the de voltage drop between the 
gate and source can be made large and can be controlled by the device 
geometry and bias current. The level shifting capabilities of the source follower 
shifts the source voltage oJ MP2 negatively if large output signal swings are to 
be obtained. The source-follower is used primarily for the purpose of lowering 
the impedance level in the signal path, since its low-frequency input impedance 
is very high and .jts low-frquency output impedance is approximately equal to 
the inverse of the device transconductance. 
Tt!e d · · d l'fi · d 11 secon -gain stage 1s connecte ·· as a common-source amp 1 1er comprise 
.I 
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of the n'-channel gain stage, Mn4 and the current-mirror load MP4 and MP9. The 
current sources M 9 is biased by , the diode connected transistor M 9 and Mn9a" n , pa 
In addition, the circuit serves as a de level-shifter. The required shift between 
the gate of the gain stage and the drain voltage of Mn4 is provided by the 
\, ' 
gate-to-source voltage of Mn4. The output of the second stage is the desired 
CMOS output levels. 
4.3.1 DC Level-Shift Stages 
' 
Since large-value coupling capacitors are not available in monolithic cir'" 
cuits, all high gain stages need to be de coupled. This means that the output 
de level of a gain stage should be compatible with the de level at the input of 
the next stage. In a source follower gain stage, the output de level is always 
higher than the de level of the input. Therefore, if a n'umber of such gain 
stages are cascaded, the output de level rapidly builds up toward the positive 
supply voltage. This in turn limits the amplitude and the linearity of the 
• 
available output swing. Ideally, such a de level buildup can be avoided by 
using complementary (n-channel and p-channel) gain stages. The comparator 
circuit given in Figure 12 employs this concept. The output of the first gain 
stage VB, is at a more positive voltage level than the input signal. Thus, after 
one or- two stages of gain, the output de level has to be level shifted toward 
0 
the negative supply with minimum attenuation of the ac signal. Since there are 
no practical resistor values available in CMOS analog design, this level shifting 
rn_ust be accomplished solely with active devices. 
One simple and often used level-shift device is the grounded-gate gain 
stage shown in Figure 12, which provides a de level shift, in addition to serving 
as an unilateral buffer. 
. ~- . 
Therefore, it is · required to have a high input im-
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pedance and a relatively low output impedance to prevent interstage loading. 
• 
We can determine the amount of shifting needed to level-shift the de 
source voltage, Vin to a more negative de level, VD by analyzing the de shifting 
capability of each stage individually. 
If we operate the devices in the subthreshold region where an acceptable 
amount of gaib is obtainable; set V ,r= V. , and observe that the diode connected · re/ in 
, 
n-channel load Mn1 forces the gate-to-source voltage equal to the drain-to-source 
voltage of Mn1. Thus, the current through the p-channel gain stage and the n-
channel current mirror load can be expressed as 
/3 2 
I -· _y__[-V - V .] 2 DSp2 - 2 in tP2. ( 4·. 2) 
and 
(4.3) 
where Jiu is the drain-source current, Vgs is the gate-to-source voltage, Vt is the 
device threshold, and /3 is the MOS transistor gain factor. 
Since both devices are operating in the saturation region, Mpt and Mne act 
as two current source in series. Therefore, 
I =I =I out · DSp2 DSn2 (4.4) 
Combining Eqs. ( 4.2), ( 4.3), and ( 4.4), the first-stage output voltage may be ex-
pressed as 
(4.5) 
(4.6) 
Similarly., the output of the second-stage of gain can be found by observing that 
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the diode p-channel load forces 
(4.7) 
The current through the n-charinel gain stagr and the p-channel load is given as 
(4.8) 
{3n4 
I = -· (V - V .) 2 DSn4 2 B tn4 · 14.9) . 
By setting 
(4.10) 
We can obtain an expression for the output stage voltage by combining Eqs. 
(4.8), (4.9) and (4.10). This results in 
{3n4 
VD= t3(VB - Vtn4) + (VDD -1Vtp41) 
p4 
( 4.11) 
Substracting Eq. (4.5) from Eq. (4.11), we can find the overall net level 
shift, ~n- VD. That is, the amount in which the output gain stage have been 
shifted from input voltage level. 
' The overall net level I shift becomes 
V. -VD in 
If we set the gain factor of the first-stage and second-stage equal, that is 
and 
Then, Eq. (4.12) becomes 
• 
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(4.15) 
The possible values of V. -VD in the saturation region can be deduced as tn 
follows: 
1. V. -V =0 • No de level shift. in D • 
2. V. -VD< 0: Negative de level shift. in 
3. V .. -VD> 0: in Positive de level shift. 
If properly designed, the two de level-shifting . circuits employed in Figure 12 can 
provide substanial voltage gain, high input impedance, low output impedance, 
and an output swing nearly equal to the supply voltage, in addition to the 
desired shift in de level. 
4.3.2 Voltage Gain Considerations 
The overall voltage gain of the comparator can be found by considering 
r' ' 
the. two stage separately, since no loading of the first-stage by the second occurs 
because of the essentially infinite input resistance of the MOS devices. 
Figure 12 shows the first-stage of the CMOS single-ended high-gain 
amplifier stage can be briefly explained as follows. The p-channel device, and 
MP2 operates as a grounded-gate · gain stage, and drives the opposing n-channel 
current mirror load made up of the pair Mn1 and Mn2' The current mirror out-
put current is determined by the bias current source, I t when M 6) and M 2 are OU n,:, p 
in the saturation region. If the gate-to-source voltage of MP2, Vin is increased 
beyound Vref' MP2 begins to conduct; however .Mn2 stays in the triode region un"' 
til the current through MP2 is approximately equal to lout' At this point,: both 
transistors, MN2 and MP2 are in the saturation region and operates as two cur-
rent sources in series. 
,· . 
. . 
---·--·--····-··- ----
.. -·" ··-- -- ---· ' ,--· -- -·-
•• 
If the inputs of the first-stage are grounded and 
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V ,1=-V. , then the quiescent output voltage at the drain on MN6) is equal to the re; in ,G 
voltage at the drain of MN~ · ( M Nl and MN.2 hav~ the same drain current and 
gate-source voltage and hence just have the same drain~source voltage). 
For our application, the amplifier stage is biased in the region where both 
devices are active and the circuit has a high small-signal gain. 
Setting the small-signal input shunt resistance, r 1r to infinity, the available 
voltage gain of the first-stage can be given as [6] 
., 9m(Mp2) 
Av1 = 
gO(Mp2) + gO(Mn2) 
(4.16) 
where gm(MpZ) is the transconductance of the input transistor and gO(MpZ) and 
. go(MnZ) are the small-signal device output conductance of MP 2 and Mn2. 
The small-signal device output conductance can be approximated as 
I 
out 
gO(Mp2) = V . 
. Al(Mp2) 
(4.17} 
and 
I out (4.18) Yo(Mn2) = V 
· A2(Mn2) 
where V Al(MpZ) and VAZ(MnZ} are the intercept voltages for MP2 and Mn2" The 
intercept voltages depend on the channel length of the respective devices and 
can be increased by making the channel length larger, that is, by using so-called 
long-channel devices. 
The transconductance gm(MpZ) is given as 
where W is the channel width, L is the effective channel length, C is oxide 
ox 
capacitance, and µP is the hol~ mobility. 
Assuming no loading effects on the output of the first-stage and since both 
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M~£' a~d Mp£ are in series as sh_own in Figure 13, Iout=ID(Mn£) ,ID{Mp£)' and the 
first-stage gain can be written from Eq. (4.17) and ~q. (4.19) as 
A -VI-
Simulation shows 
1 jVA,Mn2IIVA,Mp2i J2 C (W/L) 
r;- IV I + IV I µp ox ._ . Mp2 
V / . A,Mn2 A,Mp2 -
· out 
( 4.20) 
that by using a grounded-gate gain stage, the small-
,, 
signal voltage gain is maximized. With practical bias levels and device 
geometries, typical voltage gains obtainable from such gain stages are in the 
range of 100-1000. The available values of gain can be increased to the range 
of 1000-10,000 by using a more complex current source(such as the Wilson cur-
rent mirror) for Mn1 and Mn£' Yet, it should be noted that the total available 
gain is still approximately an order of magnitude lower than that of a bipolar 
stage because of the lower values of transconductance, gm. 
Similary, the small-signal voltage gain of the second~stage amplifier can be 
analyzed. The most commonly used CMOS gain stage is the basic CMOS in-
verter, where one .device serves as a common-source amplifier and the other 
device acts as an active load.' Figure 12 shows the circuit configuration for 
suth a stage For illustrative purposes, an n-channel pevice is used as the gain 
stage, with a p-channel current mirror as its active load. 
The operation of the circuit can be briefly explained as follows. MP9 and 
MP4 form a current mirror whose output current is determined by the bias cur.-
rent source of Mn9, Jc when M , is in its saturation region. If the input volt-P-1 
age VB is less than the thresho}d voltage V T{Mn4) of the n-channel device, then 
Mn4 is nonconducting and MP4 is in its triode region with virtually a zero volt-
age drop across, jt. If VB is increased beyond V T{Mn.4}' Mn4 begins to conduct; 
however MP4 stays in its triode region until the current through Mn4 is ap-
proximately equal to Jc At this point, MP4 leaves the triode region and enters 
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its saturation region. This corresponds to a region where both Mn4 and MP4 are 
in their saturation regions and operate as two current sources i~ series. If the 
input voltage is increased further, MP4 stays in its saturation region and Mn4 is 
pushed into its triode regi.on with a very low voltage drop across its source-
w 
drain terminals. This corresponds to a region where any further increase in VB 
will result in a negligible change of output voltage. 
For our applications, the inverter stage is biased in the saturation region 
where both devices are active and the circuit has a high incremental (i.e., small-
signal) gain. 
The incremental voltage gain for the circuit, for its operation in the 
saturation region, can be calculated from the small-signal model of the MOS 
transistor [6] as 
-gm(Mn4} 
AV2 -:-- . . . 
gO(Mn4) + gO(Mp4) 
(4.21) 
where 9o(Mn4) and go{Mp-4) are the output condu.ctances of MP.+ and M14, and are 
due to the channel length modulation effects. As indicated by Eq. (8.82), they 
can be approximated as 
and 
/VA1(Mn4)/ 
gO(Mn4} = J . 
D(Mn4} 
IVA(Mp4)1 
gO(Mp4) = J 
Dl(Mp4) 
where VA(Mn4) and VA(Mp4) are the intercept voltages for MP4 and Mn4. 
The transconductance gm(Mn4) is given from '-~q. ( 4.19) as 
' 
( 4.22) 
( 4.23) 
(4.24) 
Since both transistor Mn4 and MP4 can be assumed to be in series in Figure 12, 
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lv=ID(Mn,t} ID(MpS}' and the incremental gain can be written from Eq. ( 4.22) and 
Eq. (4.24) as 
A _ 1 IVA(Mn4)11VA(Mp4)1 J,-------
V'2 - IV I+ IV I 2µnCox(W/L)Mn4 (4.25) vT; A(Mn4) A(Mp4) . 
Neglecting the interstage loading effects, the overall voltage gain of the 
comparator is given by combining Eqs. (4.25) and (4.20) 
' 
2C 
ox 
.Ji: 
·C 
where 
and 
vA,G = 1vA(Mp2I) X IVA(Mn4)1 X 1vA(Mn2)I X IVA(Mp4)1 
vA,L = 1vA(Mn2)I + IVA(Mn4)1 + IVA(Mn4)1 + 1vA(Mp2)I 
.. (W/L)g = (W/ L)MN4 x (W/ L)MpZ 
From Eq. ( 4.26) one can draw the following conclusions. 
1. The available overall incremental gain varies inversely with the 
square root of the drain currents. This is because the transconduc-
tance decreases with the square root of IC' whereas the output resis-
tance r O is inversely proportional to IC' Therefore, the .product shows 
an inverse square-root dependence of Jc and thus, higher gain can be 
achieved by operating the stages· at lower bias currents. However, if 
the drain current is reduced _to extremely Jow levels (i.e., /0 < 0.1 
µA), then both Mn4 and MP2 are very nearly cutoff. ln this very low 
current range of operation, where the conductive channel is barely at 
the verge of exiting, t.he basic transconductance [Eq. (4.24)] is no 
longer valid. Instead, gm exhibits a linar dependence on Jc in a 
manner similar to the case is reduced low enough to bring the devic 
to its subthreshold region, the gain levels off and becomes relatively 
constant with current. 
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2. At any given current level, o.ne can increase the available voltage 
, 
gain by increasing the channel lengths of M14 and MP~ which causes 
VA of each of the devices to increae. However, increasing LMn4 also 
has a detrimental effect since it trends to redu'i gm{Mn4)' unless the 
W /L ratio of M14 is maintained constant. In terms of frequency 
response characteristics, using long channel devices is not desirable 
since this increases the gate-channel capacitance of both. M14 and MpY 
For the comparator applications, the overall voltage gain that is required is on 
' 
.,~ 
the order of several hundred, implying a gain in each stage on the order of 5.0. 
In order to achieve this level of gain per stage, one usually chooses transistors 
bias currents and channel lengths and witdhs such that the value of the transis-
I 
tor (V cs- V rJ is several hundred millivolts, and the drain depletion region· is on 
the order of one-fifth or less of the effective channel length att he typical drain 
bias of several volts. This gives a gain on the order of 50. 
Simulation shows that the compar-ator provides a nominal voltage gain of 
approximately 100 with a bandwidth of approximately 88MHz. 
time was found to be less than Sns with 4-m V overdrive. 
4.3.3 Switching Capabilities 
Its response 
A basic EGL switch is shown in Figure 12. While this circuit is the basic 
building block for the EGL-To- CMOS translator system, it is also the basic 
comparator configuration used widely in modern linear integrated circuit. In 
this section, we will discuss the parameters that will effect the switching 
capabilities of the comparator circuit shown in .Figure 12. 
Generally, the switching speed of a circuit is the time it takes for a circuit 
l 
to go from one extreme level to another, and the level are set· by the output 
swing of the power supply. Thus, the switching speed of tihe camparator circuit· 
is expected to be very fast since the output..,.swing of the, EGL input signal is 
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small, 0.8V. _ Befor~ preceeding, let us define the logic levels for an EGL sys-
' tern. First, a logic 1 is defined as the most positive voltage level of the input . 
signal and a logic O as the mos't negative. The opposite convention(most 
positive~logic O and most negative=logic l) could also be used. Practice, 
howev.er, has favored the positive· notation, which will be used in our analysis. 
With the logic swing given at 0.8V, the input/output levels were given t( 
r:-
be ~-0. 7V and ~-1.9V with respect to ground at room temperature, for both 
compensated and uncompensated products. 
The two primary factors ·that determine the switching performance of the 
voltage comparator is the individual JC delays and the associated wiring delays. 
The individual JC delays of the comparator can be altered in several different 
ways. First, by increasing the supply voltage, we may increase the speed. In a 
like manner increasing the load capacitance . decreases the comparator speed. 
The speed of the comparator also may be increased by increasing the size of the 
comparator structure. As W /L increases, the speed also increases. A limiting 
speed is eventually reached; that is, where increasing this ratio will 1 .not con-
tribute to an additional increase in speed. 
Care was taken to insure the sigIIal wiring capacitance was held to a min-
imum. This was done by using metal wire as interconnection , between each 
gain stage. The sheet resistance of metal is -given in Table 10 and is ver~low 
'" 
compare to that of polysilico-n. The problem of capacitance loading is another 
contributing factor to wiring delays. For every wire used as interconnection, 
there exists an associated capacitance. Simulation shows that the most con-
4 
tributing capacitance that degrades the speed of the comparator was the 
capacitance at node B. As mentioned, one way of overcoming this problem is by 
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increasing the W /L ratio of the individual device. However, clever layout tech-
niques can also be -employed. On~ technique used is the diffusion sharing 
method. This is used when a very large device is needed. The devices are 
stacked in parallel to decrease the area of the drain diffusion. - The area of the 
source is also reduced, but. if the source of the device is tied to the power 
supply, no switching occurs at the node because no capacitance exists. By 
using this technique, ADVICE shows that the speed of the comparator was 
slightly improved. > 
... 
The number of JC loads driven by the output of the comparator(fanout) 
can also add to the fundamental delays of the circuit. Figure 12 _ shows that 
· the comparator has c1 .. fanout of only one and is designed , to properly drive this 
standard CMOS in.verter. 
The performance characteristics of the comparator is illustrated in Figure 
13. The rise and fall times were defined as the time required for VD to rise 
from 20 to 80% of VDD' and the fall time is defined as the time required for 
VD to fall from 80 to 20% of VDD" One should note that these measurements 
are different from the conventional measurements of 10 and 90%. 
balanced comparator,. the output rise and fall time is approximately equal. 
For a 
The other parameter is the propagation delay time from input( Vin) to 
output( VD). Propagation delays time is inherent in logic gates of all types and 
is measured between the 50% points of_ the input and output waveforms. 
In conclusion, a comparator used as an EGL switch has been designed. 
The comparator is capable of driving like stages over a wide range of 
temperature-0 to 75 ° C( commerical grade}- with power supply voltage ranges of 
typically ± 5% about the 5.2V nominal supply rail. The circuit was found to 
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exhibit performance characteristics similar to that of an EGL circuit. 
4.3.4 Output Load 
.. . 
The load which the comparator · has to drive is a basic CMOS inverter 
stage. The inverter is given as part of Figure 12. In this configuration, the p-
, 
channel device source is connected to V DD and the n-channel device source t·o 
V5S' Their gates are tied together to form the inverter input, and the drains 
form the common output. In addition, both devices are isolated from each 
other by being placed in two different tubs. Another way to insure isolation 
between the two device is to bias the p-substrate to V55, commonmly grounded 
and the n-tub to VDD" 
devices. 
This provides a reverse-biased pn junction between 
' 
The threshold voltage for the p-channel transistor(V tp) and for the n-
channel transistor(Vtn) are not equal and is given in Table 10 for the 1. 75µm 
process. 
The circuit operation is as follows. MP5 acts as the active Yoad of the in-
verter and Mn5 serves as the gain stage. For small values of VD and less than 
Vtp' Mn5 is completely, off and no current flows through it. Output voltage, 
V0ut equals VDD under this condition, because Mps is fully turned on and is in 
its linear region of operation. As VD increases above Vtn' both devices enter 
their saturation regions. As VD is further increased, Vout drops to Vss and Mn5 
becomes fully on, conducting in its linear region;MP5 is completely off. 
In the design of the CMOS inverter, the W/L ratio of the p-channel tran-
sistor is sized to be 2 time greater than that of the n-channel transistor. The 
mobility of electrons is typically greater than the mobility of holes, the effective 
carrier in the p-channel device, by this amount. This is done to achieve a 
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more balanced switching speed by making the inverter's output rise and fall 
times essentially the same. One should note that it is the W /L of the p-chanei 
device that governs the pull-up capability and the W /L of the n-channel device 
that controls the pull-down capability of the output node, V0ut 
The performance characteristics at the inverter output is shown in Figure 
14, and is found to be favorable to EGL compatible systems. 
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Chapter 5 
Circuit Performance 
5.1 Output Voltage .. Sensitivity 
' . 
Before presenting the simulated results of the translator, a brief d-iscussion 
' of the sensitivity of the translator output due to variants in processing, tem-
perature and power supply will be presented. 
The main processing parameters which affect the output of the translator 
system are: p + -diffusion doping, resistor mismatch in the voltage mirroring cir-
cuit, reference diode mismatch, and the threshold mismatch of the reference cur-
rent 
. 
mirrors, the op-amp and the voltage comparator input devices. The 
threshold mismatch, which results in the current mirrors, the op-amp and the 
voltage comparator offset error, mainly affects the magnitude of the output volt-
age if the offset itself is not a function of temperature. All other processing 
variations affect magnitude, as well as the temperature compensation of the out-
put. 
The doping of the p + -diffusion affects the resistance of the biasing resistors 
and the Vbe drop across the reference diodes. Both the value of the biasing 
resistor, and the B be drop across the reference devices affect the reference volt-
age, V f of the reference circuit. re 
The mismatch of the resistor ratio Rs and R4 affect the accuracy of the 
reference voltage mirror. . The mismatch of the ratio R"f ~ R1 influence the 
current ratio. supplied to the .. reference, and thus the different between VBB and 
V 
ref 
In a similar manner, the main temperature and power supply parameters 
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which affect the output of the translator system are: the effective mobility, 
p + -diffusion doping and the threshold mismatch problem. 
The variations in the effective mobility is due to changes in temperature. 
This variation causes error in the drain-to-source conductance which results in 
an. additional error term in the reference current definition. 
The affect of temperature on the p + -diffusion resistor is the same as th·at 
described for process induced variations. 
Since the threshold voltage is directly proportional to variations in tem'" 
perature, any changes in temperature will result in error terms in the reference 
current equation and the associated reference voltage expression. Furthermore, a 
change in threshold voltage will cause an offset error to dccur in both the op-
amp and the voltage comparator circuit. Most importantly, changes irt threshold 
due to temperature variations has a detrimental affect on the switching perfor-
mance of the voltage comparator. 
C 
In addition, the threshold voltage is also affected by power supply varia-' 
tions. This is so because· the threshold voltage is prdportiorial to the source-to-. 
body voltage of a CMOS device. If the source-to-body voltage is not shorted 
together, and the source of the device is tied to the power supply, any varia-
tions in the power supply voltage will result in changes to the threshold voltage 
which as explained, have a remote affect on many of the. device and circuit 
parameters. 
The p +-diffusion resistors used in the reference circuit are formed inside a 
n-well. Normally, the n-well is tied to VDD' Thus any variations in the power 
supply voltage will result in the biasing point of the well to be biased at dif-
ferent potentials. 
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All of the parameters discussed above have an affect on the- translator out-
put. However, the 1. 15µm twin-tub process at AT&T is well controlled and 
can guarantee a reasonable margin of error in the inaccuracy of each parameter. 
The regulations of each parameter is given in Table 10. " 
. J 
5. 2 Simulated Results 
The system as shown in Figure 1 has been extensively simulated using 
AD VICE [4]. These results are now presented. 
First on interest is the temperature performance of the reference at a 
no1ninal power supply voltage of 5.2 volts. The results of such a simulation are 
shown in Figure 8. An examination of the data points allows the circuit perfor-
mance to be given in Table 2 Table 6 gives a listing of the device 
parameters used in the simulation of this circuit. Furthermore, Figure 9 shows 
that a reference voltage can be obtained with nearly a zero temperature coef-
ficient if so desired. The device parameters of this circuit is given in Table 6. 
Next the voltage performance of the reference was evaluated. A de sweep 
of the power sµpply and the resultant effect upon Vref is also found in Figure 8. 
As is seen in Figure 2 the reference maintains regulation down to power supply 
values as low as 4.0 volts. At values below 3.5 volts, convergence problems 
were encountered. This often indicates instability, especially in high gain feed-
back circuit of this type. By examining the data points of Figure 8, it was 
seen that that for 4.5 volts of power supply variation the output changed less 
than 14 m V. Thus, for a 90% variation in power supply, the output changed 
about 1.5%. This corresponds to a de power supply rejection of -41.86dB. 
Last to be evaluated was the switching characteristics of the translator at 
power supply voltage of 5.2± 5%, temperature variations of O - . 75 ° C and 
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process induced variations. The simuJ,a:tron for a worst-case analysis is shown in 
,I, 
Figure 14. The switchjng cl1aracteristics(rise time, fall time, and propagation 
delays) of the system is given in Table 3 for worst-case. After analyzing all 
the data points, the worst-case was observed to be at high-voltage( 5.46V), 
• 
high-gain( Vtp=1.3V and Vtn=0.9V), and high-temperature(75° C). Based upon 
the -results in Table 3 it seem that the translator should perform extremely well 
when interfaced with a CMOS integrated circuit . 
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Chapter 6 
CONCLUSIONS 
~ 
The d~sign of a simple and practical precision EGL-To-CMOS input buffer 
.... 
. 
) 
has been quantitatively analyzed." A description of the· system and some of the 
design considerations involved in its de.velopment has been presented. The mag-
nitude and temperature stability of the CMOS ()Utput levels is shown. to be 
tolerant to the .most- common variations of the CMOS process ... Designed in the 
standard digital 1. 75 µm CMOS technology, the performance of the system is 
found to exhibit propagation delays as small as 1. 2ns, and rise and fall times as 
4 
low as 0.2ns which is .conceivable for EGL compatible circuits. This data main-
tains regulation over a power supply ran.ge of 5.2 ± 5% and a temperature 
range of O to 75 ° C. 
This translator should prove useful in interface with CMOS designed cir-
cuits. The dramatic improvement in the performance can be achieved if the 
now being developed B/MOS process were available . 
• 
57 
"~ .· -<>;··~· ' (". • ..... ~ • ,:,· ,. 
---~·-··. 
r 
• 
' 
,:;• 
, 
.... ·1 
,, '' .. · ..... , .. · ... 
• 
• 
) ' 
! ! 
, 
\ Table 6-1: Performance Characteristics of the Unity-Gain Op-A
mp 
• • 
' 
. 
Parameter Unit Performance 
Power Supply Variation V 4.94 - 5.46 
DC Gain dB >I 
Temperature Range oc 0 - 75 
Input Offset Voltage mV 25 
' 
PSRR dB -42.88 - -36.59 
•, ' 
' 
Unity-Gain Bandwidth MHz 17 - 55 I 
Phase Margin · Degree 39.01 - 88.13 
. 
r 
. ' I 
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Table 6-2: Performance Characteristics of the CMOS Reference Circuit 
Parameter 11-Unit Performance 
Power Supply Variation V 4.94 - s.46 
- Temperature Range oc 0 - 75 
Process Variation rn V 0.5 - 21.4 
PSRR dB -41.86 - -29.60 
Reference voltage de range V -1.3507 - -1.2184 
Temperature Variation mV/ 0 C 0 - 1.2733 
NML mV 129.3 
.. 
NMH • mV ' 148.4 
vre/{25 0 CJ 
. V 1.3047 
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Table 6-3: < Performance Characteristics of the ECL:-To-CMOS Translator 
Parameter 
Power Supply Variation 
. 
Temperature Range 
. 
Reference Current,IPTAT 
Nominal Voltage Gain 
Propagation delay ,tpd 
Rise time,t 
r 
' 
Fall time,t1 
. 
Small-Signal Bandwidth 
Pulse- Width Distortion 
. . . 
Input Offset Voltage,V 
OS 
ECL Input Logic Swing Level 
. 
. 
Unit 
V 
oc 
µA 
V/mV 
ns 
·ns 
ns 
A1Hz 
ns 
mV 
V 
• 
Performance 
4.94 - 5.46 
0 - 75 
~ . 
9 I 
< 1700 
1 .. 938 - 4.55 
0.3816 - 0.5194 
0.5324 - 0.8249 
83.5 - 100 
0.026 - 0. 732 
I 
-8.65 - 0.35 
0.8 
I 
• 
< 
' 
• 
' 
.. ··---,-. 
• I 
1 
·~ 
• 
Table 6-4: 
' 
' 
n 
• 
' • ---c":c" ' ~='---.:.. 
' - ---- .c_• ••. 
. ' -~------ --- ---.
------- --
, 
·---_, ·.
· . .::...:.;;:. ~-
. . 
Summary of Circuit, Device and Physical Parameters 
Parameter Unit Result 
· Temperature Range oc 0 - 75 
' 
Current /3 ratio, m 1 
Area factor, n 5 
' 
' 
Bandgap Voltage, V co . V 1.20595 
Reference Current,IPTAT µA 10 
Mobility exp,6 1. 775 
Resistor TCF' TCF(Rre/) 1/0 K 880x10-6 
' 
Thermal Voltage,V T mV 25.73 
' 
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Table 6~5: Device Paramaters for the CMOS Referenced Biasing Circuit 
Parameter Unit Value 
Current (3 ratio,m L 1 
Area factor, n 5 
. 
· .. 
Reference Resistor ,R if kO 6 
re 
I 
Slope Resistor ,R 1 kO 36.421 
. 
(W/LJM1 
, 
µm/µm 96/12 
(W/LJM2 µm/µm 96/12 
r' 
(W/LJMs 1 µm/,-im 20/4 
. 
(W/L)M4 µm/µm 20/4 
. 
0 
;\ . 
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( Table 6-6: Device Paramaters for the CMOS Referenced Biasing Circuit 
using current mirrors. 
Parameter Unit Value 
Current (3 ratio, m 1 
Area factor, n 5 
Reference Resistor ,R f kn 6 
. ~ re 
Slope Resistor,R1 kn 36.421 
Jv1irror Resistor,R9 kn 309.24 
. 
Mirror R.esistor ,R 4 . kn 200 
(W/LJM1 µm/µm 96/12 
(W/LJM2 µm/µm 96/12 
(W/L)Mg µm/µm 96/12 
I 
(W/LJM10 µm/µm 96/12 
. 
(W/L)M11 µm/µm 96/12 
(W/L)M1f µm/µm 120/12 
(W/L}Ms µm/µm 20/4 
(W/L)M4 µm/µm 20/4 
(W/L}Ms µm/µm 20/4 
(W/L)M6 - µm/µm 20/4 
. 
(W /LJM1 µm/µm 20/4 
(W/L)MB µm/µm 20/4 . 
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Table 6-7: Device Paramaters for the Start-UJ)Circuit 
Paramete Unit Value 
(W/LJM1s µm/µm 20/4 
(W/LJM14 µm/µm 1.5/41 
. 
(W/L)M1s µm/µm 20/4 
•. 
(W/LJM1e µm/µm 20/4 
(W /LJM11 µm/µm 400/2 
(W/LJM1s µm/µm 400/2 
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Table 6-8: 
( 
... ! 
, 
I 
Device Paramaters for the Unity-Gain CMOS Op-amp 
• 
Paramete Unit Value 
' 
(W/L}Mnl µm/µm 18.48/2.25 _ 
. (W/L}Mnt µm/µm 18.48/2.25 
I 
(W /L)MtiS µm/µm 20 /2.25 
(W /L)Mn4 µm/µm 20/2.25 
{W/L}Mn5 µm/µm 18.48/2.25 
(W /L)Mn6 µm/µm 20/2.25 
{W /L}Mn7 µm/µm 18.48/2.25 _ 
(W/L}M s Ir p µm/µm 20/2.25 
{W /L)Mp,t µm/µm 20/2.25 
(W /L)Mps µm/µm 60/2.25 
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Table 6-9: Device Paramaters for the voltage-comparator circuit 
Paramete Unit Value 
(W/L)Mpl µm/µm 5/2.25 
(W/L)Mp2 µm/µm 5/2.25 
(W/L)MpS µm/µm 10/2.25 
{W/L}MpSa µm/µm 10/2.25 
. (W /L)Mp4 µm/µm 10/2.25, 
(W/L)M s p µm/µm 10 /2.25 
(W /L)Mnl µm/µm 10/2.25 
., (W/L}Mn2 , µm/µm 10/2.25 
(W/L)Mn!l µm/µm 10/2.25 
(W/L}MnSa µm/µm 10/2.25 
{W/L)Mn4 µm/µm 10/2.25 
(W/L)Mns µm/µm 10/2.25 
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Table 6-10: 1. 75µm Process Specification 
Parameter 
p+ sheet resistance 
n + sheet resistance 
Alum sheet resistance 
Poly sheet resistance 
.. 
p-chan. threshold, V tn 
n-chan. threshold, V tp 
Channel length,L fl: 
e P 
Channel length,L ff 
e n 
Resistor TCF 
Oxide 
p-well 
n-well 
. . 
.. 
thickness, t 
dose,NB 
dose,NP 
\ 
ox 
. 
67 
Unit value 
fl/ 200± 50 
fl/ 25± 5 . 
fl/ .04± .01 
fl/ 3:0± 1 
l/ 0.7± 0.2 
ll 1.1± 0.2 
µm 1.3± 0.3 
µrn 1.3± 0.3 
' 
ppm/0 C 880 
A 250± 25 
/cm2 4E12 
/cm2 5-6E12 
• • 
.. 
• 
, 
' 
• 
' 
• 
( 
Figure l A Block Diagram of tl1e ECL-To-CMOS Translator . 
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Figure 2 The Required ECL'Input Specifications 
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Figure 4 The Widlar Bipolar Reference circuit 
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]figure 5 A CMOS Bandgap Reference circuit 
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Figure 6 An Enhancement to the CMOS Bandgap Reference circuit 
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Figure 10 The start-Up Circuit 
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Figure 11 The Unity-Gain op-anip configuration 
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Figure 12 ~1e Voltage Comparator Circuit 
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Figure 13 TJ1e Performance Characteristic at _the comparator output 
" with VDD=4.94V T=75 C and fast process 
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